

04-03-00

A

03/31/00
JC781 U.S. PTO

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UTILITY PATENT APPLICATION TRANSMITTAL
UNDER 37 CFR 1.53(b)JC682 U.S. PTO
09/540432
03/31/00**Address to:**

Assistant Commissioner for Patents

Box Patent Application

Washington, DC 20231

Attorney Docket No.

2207/6849

Inventor(s)

Gad S. Sheaffer

Express Mail Label No.

EL502648264US

Total Pages

34

Title of Application:

SYSTEM AND METHOD FOR PRE-STEERED INSTRUCTION CACHE

Transmitted with the patent application are the following:

- ☒ 2 Page(s) Transmittal form (and one copy)
☒ 21 Page(s) Cover Page (1); Specification (14), Claims (5), Abstract (1)
☒ 9 Page(s) Informal drawing
☒ 2 Page(s) Declaration and Power of Attorney (unsigned)
☐ Page(s) Recordation of Assignment and Assignment form
☐ Page(s) Information Disclosure Statement (IDS) (copies of citations not included in number of pages)
☐ Page(s) Certified copy of:
☐ Page(s) Statement of Related Applications

This application is a Continuation / Continuation-in-Part / Divisional of prior application Serial No. , filed .

Fee calculation for large entity:

	No. Filed	Allowed	No. Extra	Rate	Fee
Basic Fee					\$690.00
Total Claims	28	-20	8	× 18.00	144.00
Independent Claims	5	-3	2	× 78.00	156.00
Multiple Dependent Claim				+ 260.00	
				Assignment	
				Total	\$990.00

The Commissioner is hereby authorized to charge payment of any fees associated with this communication or arising during the pendency of this application per 37 CFR §1.16–1.21, or to credit any overpayments, to Deposit Account 11-0600.


Express Mail Certificate

I hereby certify that the above paper/fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated below and is addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

Date of deposit: March 31, 2000

Person mailing paper/fee: Daniel Pagaza

Signature

Respectfully submitted,


Thomas George
(Reg. No. 45,740)
Attorney for Applicant(s)

Kenyon & Kenyon
333 W. San Carlos Street, Suite 600
San Jose, CA 95110
Telephone: (408) 975-7500
Facsimile: (408) 975-7501

PATENT

UNITED STATES PATENT APPLICATION
FOR

SYSTEM AND METHOD FOR PRE-STEERED INSTRUCTION CACHE

INVENTOR:

GAD S. SHEAFFER

PREPARED BY:

KENYON & KENYON
SUITE 700
1500 K STREET, N.W.
WASHINGTON, D.C. 20005

(202) 220-4200

SYSTEM AND METHOD FOR PRE-STEERED INSTRUCTION CACHE

BACKGROUND OF THE INVENTION

I. Field of the Invention

This invention relates generally to computer technology, and more particularly, to improving processor performance in a computer system.

II. Background Information

Modern processors implement a variety of techniques to increase the performance of executing instructions, including superscalar, pipelining, and out-of-order instruction execution. More specifically, superscalar processors are capable of processing multiple instructions within a common clock cycle. Pipelined processors divide the processing (from fetch to retirement) of an operation into separate pipestages and overlap the pipestage processing of subsequent instructions in an attempt to achieve single pipestage throughput performance. Out-of-order processing within a processor involves allowing instructions without true data dependencies to be processed out of their original program order to gain performance and increase parallelism and efficient resource usage.

The following two types of hazards may cause pipeline stalls: a structural hazard and a data hazard. Structural hazard arises from resource conflicts (e.g., execution unit conflicts) when the hardware cannot support all possible combinations of instructions in simultaneous overlapped execution. Data hazard arises when an instruction depends on the results of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline.

Instruction steering is the process of sending an instruction to the execution unit that it requires. Steering the instructions in the pipestages between the instruction cache and the

execution unit, however, unnecessarily couples the execution throughput to the throughput at which the steering can be performed.

If, however, the steering is done prior to the instruction cache, the manipulations could be performed at a slower throughput because the throughput of fetching an instruction from main memory to the instruction cache is much slower than the throughput of instructions executing in the pipeline (typically, the pipeline is executing multiple instructions every clock cycle). Therefore, if the steering is done prior to the instruction cache, it could be performed concurrently with the instruction fetch from main memory and thus the steering could be performed at the slower rate without appreciably degrading the overall system performance.

If instruction steering is done prior to the instruction cache, the steering could be captured in the instruction cache, and therefore, the instruction steering would only have to be repeated in the case of an instruction cache miss. If, however, the steering is done in the pipestages, then the steering would have to be done for all dynamic instances of the instruction. Dynamic instances of an instruction is the number of times that an instruction at a specific address was executed. Static instances of an instruction is the number of instructions in a code segment, where each instruction (at each address) is counted only once. For example, in a program loop (e.g., a "for" loop) that performs a multiply instruction one thousand times, the dynamic instances of the instruction is one thousand but the static instance of the instruction is one. Performing the instruction steering prior to the instruction cache results in performing the steering at a reduced throughput because fewer instructions would be manipulated per processor cycle. The efforts of the steering can be used multiple times, thereby reducing the total number of steering operations performed during the processing of instructions. Any increase in time to perform the steering prior to the instruction cache (as discussed in the prior paragraph) can be amortized over multiple executions.

Typically, instructions are steered as quickly as possible to the execution unit that the instruction requires without consideration of other instructions. Steering the instructions prior to the instruction cache, however, allows for more optimal steering because the steering can be performed on a window of instructions. The start of the steering activity may be deferred

until a given number of instructions have been accumulated in the instruction window. Using the instruction window increases the quality of the steering because a larger number of instructions are taken into account when a particular instruction is steered.

5 The more aggressive the implementation of a superscalar, out of order, and pipelined processor, the more manipulations that have to be applied to each instruction as they are passed down the pipestages of the processor. Two of the most complex manipulations performed in a pipelined processor involve register renaming and scheduling. Register renaming is the process of assigning new registers for new values produced in order to remove false data dependencies (dependencies caused by the reuse of storage locations even
10 though the conflicting instructions are otherwise independent). Scheduling involves rearranging the instructions to avoid pipeline stalls (i.e., overcome structural and data hazards). Performing the complex manipulations and steering the instructions prior to the instruction cache may allow instructions to be transferred directly from the instruction cache to the execution unit that the instruction requires without further steering in the pipestages.

15 A crossbar is a switch that may provide a path between devices and also may steer the instructions. For example, a crossbar may provide paths between a reservation station and multiple execution units and steer instructions to the proper execution unit. The number of wires needed in a crossbar is proportional to the number of execution units multiplied by the number of instructions being steered per cycle. As the size of the crossbar increases, the resistance and capacitance in the crossbar also increases resulting in timing delays which
20 decrease the rate at which the instructions are steered. As the size of the crossbar decreases, the rate at which the instructions are steered increases. If the instructions are steered prior to the instruction cache, the crossbar between the instruction cache and the execution units may be eliminated or its size significantly reduced thus resulting in, among other things, a quicker
25 rate at which instructions are steered.

For the foregoing reasons, there is a need for an instruction cache that supports pre-steered instructions.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a block diagram of a typical implementation of a computer system.

5 Fig. 2 shows a block diagram of a processor according to a first embodiment of the present invention.

Fig. 3 shows a flowchart describing the process of executing instructions according to the first embodiment of the present invention.

5 Fig. 4 illustrates the instruction steering activity in the first embodiment of the present invention.

Fig. 5 shows a block diagram of the processor according to a second embodiment of the present invention.

10 Fig. 6 shows a flowchart describing the process of executing instructions according to the second embodiment of the present invention.

Fig. 7 shows a block diagram of the processor according to a third embodiment of the present invention.

15 Fig. 8 shows a flowchart describing the process of executing instructions according to the third embodiment of the present invention.

20 Fig. 9 illustrates the instruction steering activity in the third embodiment of the present invention.

DETAILED DESCRIPTION

5 The present invention pertains to an instruction cache which is adapted to handle pre-steered instructions. The hardware logic that normally steers instructions to specific execution units just prior to execution is moved before the instruction cache, so that instructions are pre-steered into the instruction cache. This is done so that an instruction can leave the instruction cache and enter the execution unit that can execute it with either minimum or no steering logic involvement. The cache lines of a pre-steered instruction cache may be organized into bins such that each bin corresponds to either a single execution unit or a cluster of execution
10 units.

For example, a floating point multiply instruction comes out of the pre-steered instruction cache in the position serviced by an execution unit performing floating point multiplication. Steering instructions prior to inserting them into the instruction cache minimizes delays at the point where the pipe has its highest throughput by performing the steering prior to the instruction cache that is running at a lower throughput (as explained
15 below).

Steering the instructions prior to the instruction cache allows the steering to be performed at a slower throughput because the throughput of fetching an instruction from main memory to the instruction cache is much slower than the throughput of instructions executing in the pipeline (typically, the pipeline is executing multiple instructions every clock cycle while fetching multiple instructions simultaneously from main memory takes several clock
20 cycles). Steering the instructions prior to the instruction cache also allows the steering information for a particular instruction to be captured in the instruction cache, and thus, that steering information for the instruction may be used many times. This significantly improves processor performance because the cost for steering the instruction may be amortized over a large number of instructions thus reducing the overall cost of steering any particular instance of the instruction.

Pre-steering the instructions prior to the instruction cache may also reduce the size of or completely eliminate the crossbar between the instruction cache and the execution units. The

reduction in size of the crossbar results in an improvement in the rate that the instructions are steered.

Steering the instructions prior to the instruction cache allows for optimal steering because an instruction window can be used to consider other instructions when performing the steering operation.

Performing complex manipulations on instructions, such as scheduling, and steering those instructions prior to the instruction cache may allow those instructions to be transferred directly from the instruction cache to the particular execution unit that each of the instructions requires.

Fig. 1 shows a block diagram of a typical implementation of a computer system 100. Computer system 100 includes a bus 131 for communicating information between the components of computer system 100, and a processor 105 for executing instructions and processing information. Computer system 100 further includes a main memory 125 coupled to bus 131 for dynamically storing information and instructions to be executed by processor 105. Main memory 125 also may be used for storing temporary variables or other intermediate information during execution of instructions by processor 112. Computer system 100 may also include a data storage device 128 coupled to bus 131 for statically storing data. Data storage device 128 may be a magnetic disk or optical disk and its corresponding disk drive.

Computer system 100 may further be coupled to a display device 113, such as a cathode ray tube (CRT) or liquid crystal display (LCD) coupled to bus 131 for displaying information to a user of computer system 100. A keyboard 116 may also be coupled to bus 131 for communicating information and command selections to processor 105. A cursor control 119 is an additional user input device such as a mouse, a trackball, stylus, or cursor direction keys. Cursor control 119 is coupled to bus 131 for communicating direction information and command selections to processor 112, and for controlling cursor movement on display 113. Another device which may be coupled to bus 131 is a hard copy device 122 which may be used for printing instructions, data, or other information on a medium such as paper or film.

Fig. 1 also includes the units of processor 105 which are executed in a pipelined process.

Instructions are initially fetched from one of the memory devices (e.g., main memory 125) into an instruction cache 134. Instruction cache 134 is a high-speed cache memory for storing commonly or recently accessed instructions. A decoder unit 137 may be coupled to instruction cache 134. Decoder unit 137 decodes each instruction into a set of micro-operations (uops). A register renaming unit 138 may be coupled to decoder unit 137. Register renaming unit 138 renames the instruction's architectural registers to logical registers. By renaming the registers used by the instructions to a larger set of logical registers, false data dependencies between instructions may be removed allowing additional parallel execution of instructions.

A reservation station 140 may be coupled to register renaming unit 138. Reservation station 140 schedules instructions (removes data and structural hazards) and controls when an instruction can begin executing. A crossbar 142 may be coupled to reservation station 140. Crossbar 142 is the wires and logic that provide a path between devices and also steers instructions. In this case, crossbar 142 provides a path between reservation station 140 and execution units 143a-n (the last execution unit is designated execution unit 143n). Execution units 143a-n execute logical and arithmetic instructions as well as other well known execution functions. Execution units 143a-n may include an integer execution unit, a floating point unit, and a memory execution unit.

Fig. 2 shows a block diagram of processor 105 according to a first embodiment of the present invention. In this embodiment, a pre-steered instruction cache 148 has its cache lines (or cache blocks) organized into multiple bins, each of the bins corresponding to a different execution unit. For example, in Fig. 2, bin 1 of pre-steered instruction cache 148 corresponds to an execution unit 143a, bin 2 corresponds to an execution unit 143b, bin 3 corresponds to an execution unit 143c, and the last bin, designated as bin n, corresponds to a last execution unit available in processor 105, designated as execution unit 143n. In this embodiment, the instructions are steered by crossbar 142 prior to being stored in pre-steered instruction cache 148, however, the instructions are not scheduled prior to being stored in pre-steered instruction cache 148.

In this embodiment, instructions are initially fetched from one of the memory devices

into decoder unit 137 which decodes the instructions. The instructions are then sent to register renaming unit 138 which renames the registers used by a particular instruction to a larger set of physical registers in order to remove false data dependencies. The instructions are then sent to crossbar 142 which steers the instructions into an appropriate bin within pre-steered instruction cache 148. Each of the instructions are inserted into a bin within pre-steered instruction cache 148 that corresponds to the execution unit required by that particular instruction.

Each of the bins has a corresponding reservation station associated with it. The instructions are then moved from a particular bin to the corresponding reservation station. In Fig. 2, bin 1 corresponds to reservation station 140a, bin 2 corresponds to reservation station 140b, bin 3 corresponds to reservation station 140c, and the last bin, designated as bin n, corresponds to the last reservation station, designated as reservation station 140n. The reservation station schedules the instructions and sends each of the instructions to the corresponding execution unit (each of the reservation stations has a corresponding execution unit). In Fig. 2, reservation station 140a corresponds to execution unit 143a, reservation station 140b corresponds to execution unit 143b, reservation station 140c corresponds to execution unit 143c, and reservation station 140n corresponds to a last execution unit, designated as execution unit 143n. In this embodiment, because the instructions are already steered prior to reaching pre-steered instruction cache 134, and each of the bins corresponds to an individual execution unit, the crossbar is eliminated between pre-steered instruction cache 148 and execution units 143a-143n.

Fig. 3 shows a flowchart describing the process of executing instructions according to the first embodiment of the present invention. In step 305, instructions are fetched from a memory device (e.g., main memory 125) and sent to decoder unit 137. In step 310, decoder unit 137 decodes each of the instructions to, for example, determine which execution unit the particular instruction requires. The instructions are then transferred to register renaming unit 138. In step 315, register renaming unit 138 renames the registers of a particular instruction to remove false data dependencies. The instructions are then sent to crossbar 142. In step 320, crossbar 142 steers each of the instructions into one of the bins in pre-steered instruction

cache 148 corresponding to the execution unit that the particular instruction requires. In step 325, the instructions are stored in pre-steered instruction cache 148. Each of the instructions are stored into the appropriate bin of pre-steered instruction cache 148, i.e., stored into the bin corresponding to the execution unit that the instruction requires. In step 327, processor 105 determines if the instructions requested by the processor are in pre-steered instruction cache 148. If the requested instructions are not in pre-steered instruction cache 148 (i.e., a cache miss occurred), then control returns to step 305 in order to fetch the requested instructions not in pre-steered instruction cache 148 from one of the memory devices. If the requested instructions are in pre-steered instruction cache 148, then those instructions are fetched from pre-steered instruction cache 148 and sent to the corresponding reservation stations. In step 328, the corresponding reservation stations schedule the instructions. In step 330, the corresponding reservation stations issue each of the instructions to the appropriate execution unit that the particular instruction requires.

Fig. 4 illustrates the instruction steering activity in the first embodiment of the present invention. In Fig. 4, bin 1 of pre-steered instruction cache 148 corresponds to an integer execution unit 143w. Bin 2 corresponds to an integer execution unit 143x. Bin 3 corresponds to a floating point execution unit 143y. Bin 4 corresponds to a memory execution unit 143z. The “shift” instruction which uses an integer execution unit is steered to bin 2 which corresponds to an integer execution unit, specifically integer execution unit 143x. The “sub” instruction also uses an integer execution unit and for load balancing purposes is steered to bin 1 which corresponds to the integer execution unit currently not in use, i.e., integer execution unit 143w. The “load” instruction uses a memory execution unit and thus is steered to bin 4 which corresponds to a memory execution unit 143z. The “store” instruction also requires a memory execution unit and thus is steered to bin 4 which corresponds to memory execution unit 143z. The “add” instruction uses an integer execution unit and thus is steered to bin 1 which corresponds to integer execution unit 143w (the “add” instruction could also have been steered to bin 2). The “fdiv” instruction uses a floating point execution unit and thus is steered to bin 3 which corresponds to the only floating point execution unit available in this example, i.e., floating point execution unit 143y. If these instructions are scheduled

prior to pre-steered instruction cache 148, then they can be issued directly to the execution unit that corresponds to a particular bin.

Fig. 5 shows a block diagram of processor 105 according to a second embodiment of the present invention. In this embodiment, the instructions are steered by crossbar 142 and scheduled by reservation station 140 prior to being stored in pre-steered instruction cache 148. Pre-steered instruction cache 148 has its cache lines organized into multiple bins, each of the bins corresponding to a different execution unit.

In this embodiment, instructions are initially fetched from one of the memory devices into decoder unit 137 which decodes the instructions. The instruction are then sent to register renaming unit 138 which renames the registers to remove false data dependencies. The instructions are then transferred to reservation station 140 which schedules the instructions in order to eliminate data and structural hazards. The instructions are then sent to crossbar 142 which steers the instructions into an appropriate bin within pre-steered instruction cache 148. Each of the instructions are inserted into a bin within pre-steered instruction cache 148 that corresponds to the execution unit required by that particular instruction.

In this embodiment, because the instructions stored in pre-steered instruction cache 148 are already steered and scheduled, each of the instructions can move from a particular bin of pre-steered instruction cache 148 directly to the execution unit that the particular instruction requires. Because the instructions are already steered and scheduled prior to reaching pre-steered instruction cache 148, and each of the bins corresponds to an execution unit, the reservation stations and a crossbar between pre-steered instruction cache 148 and execution units 143a-143n are eliminated.

Fig. 6 shows a flowchart describing the process of executing instructions according to the second embodiment of the present invention. In step 605, instructions are fetched from a memory device (e.g., main memory 125) and sent to decoder unit 137. In step 610, decoder unit 137 decodes the instructions. The instructions are then transferred to register renaming unit 138. In step 615, register renaming unit 138 renames the registers of a particular instruction to remove false data dependencies. The instructions are then sent to reservation

unit 140. In step 617, reservation station 140 schedules the instructions to remove data and structural hazards. The instructions are then sent to crossbar 142. In step 620, crossbar 142 steers each of the instructions into one of the bins in pre-steered instruction cache 148 corresponding to the execution unit that the particular instruction requires. In step 625, the instructions are stored in pre-steered instruction cache 148. Each of the instructions are stored into the appropriate bin of pre-steered instruction cache 148, i.e., stored into the bin corresponding to the execution unit that the instruction requires. In step 627, processor 105 determines if the instructions requested by the processor are in pre-steered instruction cache 148. If the requested instructions are not in pre-steered instruction cache 148 (i.e., a cache miss occurred), then control returns to step 605 in order to fetch the requested instructions not in pre-steered instruction cache 148 from one of the memory devices. If the requested instructions are in pre-steered instruction cache 148, then each of those instructions are fetched from pre-steered instruction cache 148, and in step 630, issued directly to the execution unit that the particular instruction requires.

Fig. 7 shows a block diagram of processor 105 according to a third embodiment of the present invention. In this embodiment, each of the bins in pre-steered instruction cache 148 corresponds to clusters of execution units. The instructions are steered by crossbars at two different points: first, prior to pre-steered instruction cache 148, and second, prior to an appropriate individual execution unit. If, however, a cluster contains only one execution unit, then instructions destined for that execution unit do not need to be steered a second time because there is only one execution unit corresponding to that bin.

As an example, all the floating point instructions may be pre-steered to a particular bin in pre-steered instruction cache 148 corresponding to a cluster of floating point execution units. The cluster of floating point execution units may include a floating point adder execution unit, a floating point multiplier execution unit, and a floating point divider execution unit. After the instructions leave pre-steered instruction cache 148, they may need to be steered a second time (the second steering may also be performed by crossbars) to the correct individual execution unit. In the example, a floating point multiply instruction should be steered a second time from the particular bin to the floating point multiply execution unit.

In Fig. 7, each bin of pre-steered instruction cache 148 corresponds to a cluster of execution units. For example, bin 1 of pre-steered instruction cache 148 corresponds to execution unit 143a and execution unit 143b. Bin 2 corresponds to execution unit 143c and execution unit 143d. The last bin within pre-steered instruction cache 148, designated as bin n, corresponds to the last cluster of execution units, which in Fig. 7 is represented by execution unit 143n.

Referring to Fig. 7, in the third embodiment, instructions are initially fetched from one of the memory devices into decoder unit 137 which decodes the instructions. The instructions are then sent to register renaming unit 138 which renames the registers in order to remove false data dependencies. The instructions are then sent to crossbar 142 which steers each of the instructions into an appropriate bin within pre-steered instruction cache 148 that corresponds to the cluster of execution units that the particular instruction requires.

Each of the bins within pre-steered instruction cache 148 has a corresponding reservation station. In Fig. 7, a reservation station 140a corresponds to bin 1, a reservation station 140b corresponds to bin 2, and a last reservation station, designated as reservation station 140n, corresponds to a last bin, designated as bin n.

Each of the reservation stations has a corresponding crossbar. Crossbars are used to steer each of the instructions to an individual execution unit that the particular instruction requires. In Fig. 6, crossbar 142a is used to steer instructions to either an execution unit 143a or an execution unit 143b. Crossbar 142b is used to steer an instruction to either an execution unit 143c or an execution unit 143d. A last execution unit, designated as execution unit 143n, does not require a crossbar because there is only one execution unit in the cluster. Therefore, execution unit 143n is connected directly to reservation station 140n. In this embodiment, even though crossbars are still used, the size of each of the crossbars is greatly reduced because the instructions are steered the second time between a fewer number of execution units (i.e., the instructions are only steered between the execution units in the cluster). Since the wires needed in a crossbar increases as the number of execution units to which the crossbar steers increases, storing instructions in the pre-steered instruction cache 148 that are partially pre-steered reduces the size of the crossbar and thus reduces the timing delays caused by resistance and capacitance.

Fig. 8 shows a flowchart describing the process of executing instructions according to the third embodiment of the present invention. In step 805, instructions are fetched from a memory device and sent to decoder unit 137. In step 810, decoder unit 137 decodes each of the instructions. The instructions are then transferred to register renaming unit 138. In step 815, register renaming unit 138 renames the registers of a particular instruction to remove false data dependencies. The instructions are then sent to crossbar 142. In step 820, crossbar 142 steers each of the instructions into one of the bins in pre-steered instruction cache 148 corresponding to the cluster of execution units that the particular instruction requires. In step 825, the instructions are stored in pre-steered instruction cache 148. Each of the instructions are stored into the appropriate bin of pre-steered instruction cache 148, i.e., stored into the bin corresponding to the cluster of execution units that the instruction requires.

In step 827, processor 105 determines if the instructions requested by the processor are in pre-steered instruction cache 148. If the requested instructions are not in pre-steered instruction cache 148 (i.e., a cache miss occurred), then control returns to step 805 in order to fetch the requested instructions not in pre-steered instruction cache 148 from one of the memory devices. If the requested instructions are in pre-steered instruction cache 148, then those instructions are fetched from pre-steered instruction cache 148 and sent to the corresponding reservation stations. In step 828, the corresponding reservation stations schedule the instructions and send them to the corresponding crossbars. If a particular cluster only contains one execution unit, then the corresponding reservation station sends instructions requiring that cluster directly to that execution unit. In step 830, each of the corresponding crossbars steers each of the corresponding instructions to the individual execution unit in the particular execution unit cluster that the instruction requires.

Fig. 9 illustrates the instruction steering activity in the third embodiment of the present invention. In Fig. 9, bin 1 of pre-steered instruction cache 148 corresponds to a cluster of integer execution units, i.e., an integer execution unit 143h and an integer execution unit 143i. Bin 2 corresponds to a cluster of floating point execution units, i.e., floating point adder execution unit 143j and floating point multiplier execution unit 143k. Bin 3 corresponds to memory execution unit 143m. The instructions are first steered prior to pre-

steered instruction cache 148. For the first steering, the “shift” instruction which uses an integer execution unit is steered to bin 1 which corresponds to the cluster of integer execution units. The “sub” instruction also uses an integer execution unit and thus is also steered to bin 1. The “load” instruction uses a memory execution unit and thus is steered to bin 3 which corresponds to memory execution unit 143m. The “store” instruction also requires a memory execution unit and thus is also steered to bin 3. The “add” instruction uses an integer execution unit and thus is steered to bin 1 which corresponds to the cluster of integer execution units. The “fmul” instruction uses a floating point execution unit and thus is steered to bin 2 which corresponds to the cluster of floating point execution units.

For the second steering, each of the instructions residing in the bins of pre-steered instruction cache 148 are steered by a crossbar to the individual execution unit that the instruction requires. For bin 1, a corresponding crossbar steers the instructions in that bin (i.e., the “shift” instruction, the “sub” instruction, and the “add” instruction) to either integer execution unit 143h or integer execution unit 143i based on the requirements of the instruction and the availability of the execution units. For bin 2, a corresponding crossbar would steer the “fmul” instruction to floating point multiplier execution unit 143k. For bin 3, the instructions in that bin (i.e., the “load” instruction and the “store” instruction) would be sent directly to memory execution unit 143m.

In a fourth embodiment, the bins of pre-steered instruction cache 148 may be overlapped. The overlapping may be between bins that are unlikely to be concurrently used. For example, if a bin corresponding to an integer execution unit is not likely to be used at the same time as a bin corresponding to a floating point execution unit, then those two bins may be overlapped such that in one case, both bins store instructions which require integer execution units.

Although embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and within the purview of the appended claims without departing from the spirit and intended scope of the invention.

WHAT IS CLAIMED IS:

1 1. A method for executing a set of instructions in a processor, comprising:
2 decoding the set of instructions; and
3 steering each of the set of instructions into an instruction cache according to a particular one
4 of a set of execution units that the instruction requires.

1 2. The method of claim 1 further comprising storing each of the set of instructions into a
2 particular one of a set of bins in the instruction cache that corresponds to the particular one of the
3 set of execution units that the instruction requires.

1 3. The method of claim 1 further comprising renaming a set of registers of a particular one of
2 the set of instructions, prior to steering the set of instructions into the instruction cache.

1 4. The method of claim 3 further comprising scheduling a particular one of the set of
2 instructions if the particular one of the set of instructions is found in the instruction cache.

1 5. The method of claim 4 further comprising executing the particular one of the set of
2 instructions that is scheduled, using the particular one of the set of execution units that the
3 particular one of the set of instructions requires.

1 6. The method of claim 3 further comprising fetching a particular one of the set of instructions
2 from a memory device if the particular one of the set of instructions is not found in the instruction
3 cache.

1 7. A method for executing a set of instructions in a processor, comprising:
2 decoding the set of instructions;
3 scheduling the set of instructions to avoid pipeline stalls; and
4 steering each of the set of instructions into an instruction cache according to a particular one
5 of a set of execution units that the instruction requires.

1 8. The method of claim 7 further comprising storing each of the set of instructions into a
2 particular one of a set of bins in the instruction cache that corresponds to the particular one of the
3 set of execution units that the instruction requires.

1 9. The method of claim 7 further comprising renaming a set of registers of a particular one of
2 the set of instructions, prior to scheduling the set of instructions.

1 10. The method of claim 9 further comprising executing the particular one of the set of
2 instructions, using the particular one of the set of execution units that the instruction requires, if
3 the particular one of the set of instructions is found in the instruction cache.

1 11. The method of claim 9 further comprising fetching a particular one of the set of instructions
2 from a memory device if the particular one of the set of instructions is not found in the instruction
3 cache.

1 12. A method for executing a set of instructions in a processor, comprising:
2 decoding the set of instructions; and
3 steering a first time each of the set of instructions into an instruction cache according to a
4 particular one of a set of execution unit clusters that the instruction requires.

1 13. The method of claim 12 further comprising storing each of the set of instructions into a
2 particular one of a set of bins in the instruction cache that corresponds to the particular one of the
3 set of execution unit clusters that the instruction requires.

1 14. The method of claim 12 further comprising renaming a set of registers of a particular one
2 of the set of instructions, prior to steering the set of instructions into the instruction cache.

1 15. The method of claim 14 further comprising scheduling a particular one of the set of
2 instructions if the particular one of the set of instructions is found in the instruction cache.

1 16. The method of claim 15 further comprising steering, at a second time, the particular one of
2 the set of instructions that is scheduled into one of a set of execution units, within the particular
3 one of the set of execution unit clusters, that the instruction requires.

1 17. The method of claim 16 further comprising executing the particular one of the set of
2 instructions that is steered the second time, using the one of the set of execution units that the
3 particular one of the set of instructions requires.

1 18. The method of claim 14 further comprising fetching a particular one of the set of
2 instructions from a memory device if the particular one of the set of instructions is not found in
3 the instruction cache.

1 19. A processor, comprising:

2 an instruction cache; and

3 a crossbar, coupled to the instruction cache, to steer each of a set of instructions into the
4 instruction cache according to a particular one of a set of execution units that the instruction
5 requires.

1 20. The processor of claim 19 wherein the instruction cache includes a set of bins, each of the
2 set of bins corresponding to a particular one of a set of execution units that a particular one of
3 the set of instructions requires.

1 21. The processor of claim 19 further comprising a register renaming unit, coupled to the
2 crossbar, to eliminate false data dependencies.

1 22. The processor of claim 21 further comprising a set of reservation stations, each of the set
2 of reservation stations coupled to a corresponding one of the set of bins in the instruction cache,
3 to schedule the set of instructions to avoid pipeline stalls.

1 23. The processor of claim 21 further comprising a reservation station, coupled to the register
2 renaming unit, to schedule the set of instructions to avoid pipeline stalls.

1 24. A processor, comprising:

2 an instruction cache; and

3 a first crossbar, coupled to the instruction cache, to steer each of a set of instructions into
4 the instruction cache according to a particular one of a set of execution unit clusters that the
5 instruction requires.

1 25. The processor of claim 24 wherein the instruction cache includes a set of bins, each of the
2 set of bins corresponding to a particular one of a set of execution unit clusters that a particular one
3 of the set of instructions requires.

1 26. The processor of claim 24 further comprising a register renaming unit, coupled to the first
2 crossbar, to eliminate false data dependencies.

1 27. The processor of claim 26 further comprising a set of reservation stations, each of the set
2 of reservation stations coupled to a corresponding one of the set of bins in the instruction cache,
3 to schedule the set of instructions to avoid pipeline stalls.

1 28. The processor of claim 27 further comprising a set of second crossbars, each of the set of
2 second crossbars coupled to a corresponding one of the set of reservation stations, to steer, at a
3 second time, each of the set of instructions to a particular one of a set of execution units, within
4 the particular one of the set of execution unit clusters, that the instruction requires.

[illegible]

5

10

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5





Fig. 6



Downloaded from www.worldscientific.com by UNIVERSITY OF NEWCASTLE on 09/01/20

Fig. 7




Fig. 8





Fig. 9



DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SYSTEM AND METHOD FOR PRE-STEERED INSTRUCTION CACHE

the specification of which is attached hereto unless the following is entered:

was filed on	as United States Application Number or PCT International Application Number	and was amended on (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56.

PRIOR FOREIGN APPLICATION(S)

I hereby claim foreign priority benefits under 35 USC §119(a-d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application(s) for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

Application Number	Country	Filing Date (day/month/year)	Priority Not Claimed

PROVISIONAL APPLICATION(S)

I hereby claim the benefit under 35 USC §119(e) of any United States provisional application(s) listed below:

Application Number	Filing Date

PRIOR UNITED STATES APPLICATION(S)

I hereby claim the benefit under 35 USC §120 of any United States application(s), or §365© of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 USC §112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

Application Number	Filing Date	Status (patented, pending, abandoned)

POWER OF ATTORNEY

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Paul H. Heller (Reg. No. 21,074); John C. Altmiller (Reg. No. 25,951); Shawn W. O'Dowd (Reg. No. 34,687); James F. Feeney (Reg. No. 45,538); Thomas George (Reg. No. 45,740) of KENYON & KENYON with offices located at 1500 "K" Street NW, Suite 700, Washington, DC, 20005-1257, telephone (202) 220-4200, and at 333 W. San Carlos Street, Suite 600, San Jose, CA, 95110-2711, telephone (408) 975-7500; and James E. Jacobson, Jr. (Reg. No. 31,626); Thomas C. Reynolds (Reg. No. 32,488); Raymond J. Werner (Reg. No. 34,752); Richard C. Calderwood (Reg. No. 35,468); Joseph R. Bond (Reg. No. 36,458); Naomi Obinata (Reg. No. 39,320) of INTEL CORPORATION.

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)

Direct telephone calls to:

Thomas George
(408) 975-7973

Send correspondence to:

KENYON & KENYON
333 W. San Carlos, Street, Suite 600
San Jose, CA 95110-2711

I hereby declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first or sole inventor	Last Name SHEAFFER	First Name GAD	Middle Name S.
Residence 33a EINSTEIN STREET	City HAIFA	State or Country ISRAEL	Country of Citizenship ISRAEL
Post Office Address	Street 33a EINSTEIN STREET	City HAIFA	State or Country & Zip Code ISRAEL 34604
Signature		Date	
Full name of second inventor	Last Name	First Name	Middle Name
Residence	City	State or Country	Country of Citizenship
Post Office Address	Street	City	State or Country & Zip Code
Signature		Date	
Full name of third inventor	Last Name	First Name	Middle Name
Residence	City	State or Country	Country of Citizenship
Post Office Address	Street	City	State or Country & Zip Code
Signature		Date	
Full name of fourth inventor	Last Name	First Name	Middle Name
Residence	City	State or Country	Country of Citizenship
Post Office Address	Street	City	State or Country & Zip Code
Signature		Date	